收藏本站
Chapter 3: Parameter Settings
Specify the Architecture Specification
When adjusting the input and output specification, follow these tips:
3–11
■
■
Truncating from the MSB reduces logic resources more than saturation.
The Number of Input Channels option is useful for designs such as modulators
and demodulators, which have I and Q channels. If you are designing this type of
application, select 2 input channels. This tutorial uses the default settings.
Specify the Architecture Specification
You are now ready to select the architecture parameters from the lower half of the
Parameterize - FIR Compiler page.
The FIR Compiler supports several filter structures, including:
■
■
■
■
Variable/Fixed coefficient: Multicycle
Distributed arithmetic: Fully Parallel Filter
Distributed arithmetic: Fully Serial Filter
Distributed arithmetic: Multibit Serial Filter
1
For maximum clock speed, select the Distributed Arithmetic: Fully Serial Filter
structure. (For Stratix, Stratix II, Stratix III, or Stratix IV devices, using smaller
memory resources for coefficient and data storage is faster than using larger memory
resources.) For maximum throughput, select the Distributed Arithmetic: Fully Parallel
structure.
When reloading coefficients, a multicycle variable FIR filter structure has a short
reloading time compared to a fixed FIR filter. Additionally, smaller memory blocks
have a shorter reloading time than larger memory blocks.
Table 3–3 describes the relative trade-offs for the different architecture options.
Table 3–3. Architecture Trade-Offs
Technology
Distributed
arithmetic
Option
Fully parallel Large area
Area
Speed (Data Throughput)
Creates a fast filter: 140 to over 300 MSPS throughput with
pipelining in Stratix II devices.
Distributed
Fully serial
Small area
Requires multiple clock cycles for a single computation.
arithmetic
Distributed
arithmetic
Multibit
serial
Medium area
Uses several serial units to increase throughput.This results
in greater throughput than fully serial, but less throughput
than fully parallel.
DSP block
multiplier
Available
option for all
Multicycle
Pipelining
Area depends on the number
of calculation cycles selected
(area increases as the number
of calculation cycles increases)
Creates a higher performance
filter with an area increase.
Data throughput increases as the number of calculation
cycles decreases. This architecture takes advantage of
Stratix, Stratix II, Stratix III, or Stratix IV DSP Blocks, and
Cyclone II Multipliers.
Increases throughput with additional latency and size
increase.
architectures
For more information about the filter architectures and how they operate, refer to
“FIR Compiler” on page 4–1 .
? May 2011
Altera Corporation
FIR Compiler User Guide
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
相关代理商/技术参数
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED
IPG1-0-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-41-203-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-51-103-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC
IPG1-1-52-303-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 30A 65VDC
IPG1-1-61-153-00-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A
IPG1-1-61-153-90-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A